| To: | Florian Fainelli <> |
|---|---|
| Subject: | Re: [PATCH 1/2] MIPS: add MIPS_L1_CACHE_SHIFT_2 |
| From: | Ralf Baechle <> |
| Date: | Mon, 24 Mar 2014 15:12:59 +0100 |
| Cc: | , , |
| In-reply-to: | <-> |
| List-archive: | <http://www.linux-mips.org/archives/linux-mips/> |
| List-help: | <> |
| List-id: | linux-mips <linux-mips.eddie.linux-mips.org> |
| List-owner: | <> |
| List-post: | <> |
| List-software: | Ecartis version 1.0.0 |
| List-subscribe: | <> |
| List-unsubscribe: | <> |
| Original-recipient: | rfc822; |
| References: | <-> |
| Sender: | |
| User-agent: | Mutt/) |
On Tue, Jan 21, 2014 at 10:01:33AM -0800, Florian Fainelli wrote: > Some older machines such as the DECStation use a L1 data-cache shift of > 2 (value of 4), add a Kconfig symbol for this value so they can express > this requirement. Older DECstations got R2000/R3000 processors which have 16 byte cache lines. So a cache shift value of 4 would appear to be right. Maciej? Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH 12/12] MIPS: CPC: use __raw_ memory access functions, Paul Burton |
|---|---|
| Next by Date: | Re: [PATCH] MIPS: remove SYS_SUPPORTS_APM_EMULATION, Manuel Lauss |
| Previous by Thread: | [PATCH 00/12] CPS SMP fixes, Paul Burton |
| Next by Thread: | Re: [PATCH 1/2] MIPS: add MIPS_L1_CACHE_SHIFT_2, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |